



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/990,995	11/13/2001	Chien-Ping Chung	JCLA7630	3462

7590

04/13/2004

J.c. Patents, Inc.  
4 Venture, Suite 250  
Irvine, CA 92618

EXAMINER
----------

KNOLL, CLIFFORD H

ART UNIT	PAPER NUMBER
----------	--------------

2112

DATE MAILED: 04/13/2004

3

Please find below and/or attached an Office communication concerning this application or proceeding.

PR4

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/990,995	CHUNG, CHIEN-PING	
	<b>Examiner</b>	<b>Art Unit</b>	
	Clifford H Knoll	2112	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE \_\_\_\_ MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 06 March 2002.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-15 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-15 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date ____. | 6) <input type="checkbox"/> Other: ____.  |

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

*Claims 6 and 8-15 are rejected under 35 U.S.C. 102(e) as being anticipated by Klinger (US 6523071).*

Regarding claim 6, Klinger discloses at least one latching device, wherein said latching device has a triggering terminal and an output terminal, said triggering terminal couples with a configuration diagnostic signal lead of said IDE bus and said output terminal couples with a signal detection terminal of said detection device (e.g., col. 2, lines 59-67).

Regarding claim 8, Klinger also discloses a general-purpose input/output (GPIO) controller (e.g., col. 6, lines 3-6).

Regarding claim 9, Klinger also discloses an integrated drive electronic (IDE) interface controller (e.g., col. 1, lines 30-36).

Regarding claim 10, Klinger also discloses an 80-pin connection or a 40-pin connection (e.g., col. 2, lines 43-46).

Regarding claim 11, Klinger also discloses the IDE bus is diagnosed as one having an 80-pin cable by said detection device if said output terminal of said latching device outputs a low potential to said signal detection terminal of said detection device (e.g., col. 6, lines 55-59).

Regarding claim 12, Klinger also discloses IDE bus is diagnosed as one having a 40-pin cable by said detection device if said output terminal of said latching device outputs a high potential to said signal detection terminal of said detection device (e.g., col. 6, lines 55-59).

Regarding claim 13, Klinger also discloses latching device further includes a clear terminal such that said output terminal of said latching device is reset to a low potential when said clear terminal is triggered by a system reset signal (e.g., col. 6, lines 60-61).

Regarding claim 14, Klinger also discloses the device outputs a high potential when said triggering terminal of said latching device receives any signal variation (e.g., col. 6, lines 62-64).

Regarding claim 15, Klinger discloses a general purpose input/output (GPIO) controller having: a detection device having at least one of signal detection terminal for detecting IDE bus cable configuration (e.g., col. 3, lines 54-57); and a plurality of latching devices connected to said IDE bus cable and said detection device wherein each said latching device has a triggering terminal, a clear terminal and an output

Art Unit: 2112

terminal, said triggering terminal coupling with a signal lead of said IDE bus (e.g., col. 6, lines 34-39); said clear terminal triggered by a system reset so that said output terminal of said latching device is reset to a low potential (e.g., col. 6, lines 60-61), and when said triggering terminal of said latching device receives any signal variation, said output terminal of said latching device outputs a high potential, wherein when said output terminal of said latching device outputs a low potential to said signal detection terminal of said detection device, said IDE bus is diagnosed as having an 80-pin cable configuration, and when said output terminal of said latching device outputs a high potential, aid IDE bus is diagnosed as having a 40-pin cable configuration (e.g., col. 6, lines 57-60).

### **Claim Rejections - 35 USC § 103**

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

*Claims 1-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Klinger in view of common digital design techniques, as evidenced by Rackley (US 5365122).*

Regarding claim 1, Klinger discloses a general-purpose input/output (GPIO) controller having at least one signal detection terminal for detecting IDE bus cable configuration (e.g., col. 5, lines 43-46); and a D-type flip-flop having a triggering terminal, a clear terminal, an output terminal and a data input terminal, wherein a triggering terminal couples with a signal pin of said IDE bus, said output terminal couples with said signal detection terminal of said GPIO controller, said clear terminal couples with a system reset terminal (e.g., col. 6, lines 60-61); wherein said clear terminal can be triggered by a system reset so that said output terminal of said D-type flip-flop is reset to a low potential (e.g., col. 6, lines 41-47), and when said triggering terminal of said D-type flip-flop receives any signal variation, said output terminal of said D-type flip-flop outputs a high potential; and when said output terminal of said D-type flip-flop outputs a low potential to said signal detection terminal of said GPIO controller, said IDE bus is diagnosed as one having an 80-pin cable configuration, and when said output terminal of said D-type flip-flop outputs a high potential to said signal detection terminal, said IDE bus is diagnosed as having a 40-pin cable configuration (e.g., col. 7, lines 44-48). Klinger is expressly silent about the implementational details of using the triggering terminal of a D flip flop; however the Examiner takes Official Notice that it is widely known and practiced to use the clock input of a flip flop to sense signal variation. This is evidenced by Rackley who describes precisely this (e.g., Figure 1a). It would have been obvious to combine common digital design techniques with Klinger because the requirements of Klinger's sampling of a floating line, the details of which are expressly not disclosed, are commonly, simply, and advantageously solved by the well

Art Unit: 2112

known technique of using a clock input on a flip flop. Therefore it would have been obvious to one of ordinary skill in the art to combine common practice with Klinger to obtain the claimed invention.

Regarding claim 2, Klinger also discloses wherein said latching device has a triggering terminal, a clear terminal and an output terminal, triggering terminal couples with a signal lead of said IDE bus and said output terminal couples with a signal detection terminal of said detection device (e.g., col. 6, lines 41-47); said clear terminal can be triggered by a system reset (e.g., col. 6, lines 60-61) so that said output terminal of said latching device is reset to a low potential, and when a triggering terminal of said latching device receives any signal variation, said output terminal of said latching device outputs a high potential; when said output terminal of said latching device outputs a low potential to a signal detection terminal of said detection device, said IDE bus is diagnosed as having an 80-pin cable configuration, and when said output terminal of said D-type flip-flop outputs a high potential to said signal detection terminal, said IDE bus is diagnosed as having a 40-pin cable configuration (e.g., col. 7, lines 44-48). Klinger is expressly silent about the implementational details of using the triggering terminal of a D flip flop; however the Examiner takes Official Notice that it is widely known and practiced to use the clock input of a flip flop to sense signal variation. This is evidenced by Rackley who describes precisely this (e.g., Figure 1a). It would have been obvious to combine common digital design techniques with Klinger because the requirements of Klinger's sampling of a floating line, the details of which are expressly not disclosed, are commonly, simply, and advantageously solved by the well known

Art Unit: 2112

technique of using a clock input on a flip flop. Therefore it would have been obvious to one of ordinary skill in the art to combine common practice with Klinger to obtain the claimed invention.

Regarding claim 3, Klinger also discloses D-type flip-flop having a clear terminal such that said clear terminal couples with a system reset terminal and said data input terminal couples with a terminal having a high potential. Klinger is silent on implementational details of the sampling circuit, but it is common practice of input a level to the data input and evidenced by Klinger (e.g., Figure 1a), as detailed supra.

Regarding claim 4, Klinger also discloses a general-purpose input/output (GPIO) controller (e.g., col. 6, lines 3-6).

Regarding claim 5, Klinger also discloses an integrated drive electronic (IDE) interface controller (e.g., col. 1, lines 30-36).

*Claims 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Klinger as applied in claim 6 above, in view of common digital design techniques, as evidenced by Rackley.*

Regarding claim 7, Klinger discloses a D-type flip-flop having a clear terminal and a data input terminal such that said clear terminal couples with a system reset terminal (e.g., col. 6, lines 41-47). Klinger is expressly silent about the implementational details of using the triggering terminal of a D flip flop; however the Examiner takes Official Notice that it is widely known and practiced to use the clock input of a flip flop to sense signal variation. This is evidenced by Rackley who describes precisely this (e.g., Figure



Art Unit: 2112

1a). It would have been obvious to combine common digital design techniques with Klinger because the requirements of Klinger's sampling of a floating line, the details of which are expressly not disclosed, are commonly, simply, and advantageously solved by the well known technique of using a clock input on a flip flop. Therefore it would have been obvious to one of ordinary skill in the art to combine common practice with Klinger to obtain the claimed invention.

### ***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Koide (US 2002/0156961) discloses a different embodiment of the IDE bus cable configuration detector. Evans (Proposal for Ultra ATA/66) discloses the standard for IDE bus cable configuration detection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Clifford H Knoll whose telephone number is 703-305-8656. The examiner can normally be reached on M-F 0630-1500.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

chk

A handwritten signature in black ink, appearing to read "Tim Vo", with a long, sweeping horizontal stroke extending to the left.

**TIM VO**  
**PRIMARY EXAMINER**